- 2019
- Abubakr Abdulgadir, William Diehl, Jens-Peter Kaps
:
An Open-Source Platform for Evaluation of Hardware Implementations of Lightweight Authenticated Ciphers. ReConFig 2019: 1-5 - Arkan Alkamil, Darshika G. Perera:
Efficient FPGA-Based Reconfigurable Accelerators for SIMON Cryptographic Algorithm on Embedded Platforms. ReConFig 2019: 1-8 - Michal Andrzejczak, Farnoud Farahmand, Kris Gaj:
Full hardware implementation of the Post-Quantum Public-Key Cryptography Scheme Round5. ReConFig 2019: 1-2 - Muhammad Mudussir Ayub, Habibullah Ahmadzay, Josef Eckmüller, Franz Kreupl
:
Electronic System Level Power and Performance Analysis for Multi-Processor-System-on-Chip. ReConFig 2019: 1-2 - Tomás Benes, Matej Bartík, Pavel Kubalík:
High Throughput and Low Latency LZ4 Compressor on FPGA. ReConFig 2019: 1-5 - Sina Boroumand, Philip Brisk:
Approximate Adder Tree Synthesis for FPGAs. ReConFig 2019: 1-8 - Ismael-Antonio Dávila-Rodríguez, Marco Aurelio Nuño-Maganda
, Yahir Hernandez-Mier, Said Polanco-Martagón:
Decision-Tree Based Pixel Classification for Real-time Citrus Segmentation on FPGA. ReConFig 2019: 1-8 - Caleb Donovick
, Makai Mann, Clark W. Barrett, Pat Hanrahan:
Agile SMT-Based Mapping for CGRAs with Restricted Routing Networks. ReConFig 2019: 1-8 - Abdelrahman Elkanishy, Derrick T. Rivera, Paul M. Furth, Abdel-Hameed A. Badawy, Youssef Aly, Christopher P. Michael:
FPGA-Accelerated Decision Tree Classifier for Real-Time Supervision of Bluetooth SoC. ReConFig 2019: 1-5 - Joseph Gravellier, Jean-Max Dutertre, Yannick Teglia, Philippe Loubet-Moundi:
High-Speed Ring Oscillator based Sensors for Remote Side-Channel Attacks on FPGAs. ReConFig 2019: 1-8 - Andrei Hagiescu, Martin Langhammer, Bogdan Pasca
, Philip Colangelo, Jason Thong, Niayesh Ilkhani:
BFLOAT MLP Training Accelerator for FPGAs. ReConFig 2019: 1-5 - Carsten Heinz, Yannick Lavan, Jaco A. Hofmann, Andreas Koch:
A Catalog and In-Hardware Evaluation of Open-Source Drop-In Compatible RISC-V Softcore Processors. ReConFig 2019: 1-8 - Regina Marcela Ivo, Daniel M. Muñoz:
RTRLib: A High-Level Modeling Tool for the Implementation of Dynamically Partial Reconfigurable System-on-Chips. ReConFig 2019: 1-5 - Ievgen Kabin, Alejandro Sosa, Zoya Dyka, Dan Klann, Peter Langendörfer:
On the Influence of the FPGA Compiler Optimization Options on the Success of the Horizontal Attack. ReConFig 2019: 1-5 - Tatsuya Kaneko, Hiroshi Momose, Tetsuya Asai:
An FPGA Accelerator for Embedded Microcontrollers Implementing a Ternarized Backpropagation Algorithm. ReConFig 2019: 1-8 - Elif Bilge Kavun
, Nele Mentens
, Jo Vliegen, Tolga Yalçin
:
Efficient Utilization of DSPs and BRAMs Revisited: New AES-GCM Recipes on FPGAs. ReConFig 2019: 1-2 - Habib ul Hasan Khan, Gökhan Akgün, Ariel Podlubne, Felix Wegener, Amir Moradi
, Diana Göhringer:
Cycle-Accurate Debugging of Multi-clock Reconfigurable Systems. ReConFig 2019: 1-5 - Tomohiro Kida, Yuichi Kawamata, Yuichiro Shibata, Kentaro Sano:
A High Level Synthesis Approach for Application Specific DMA Controllers. ReConFig 2019: 1-2 - Sunwoong Kim
, Keewoo Lee, Wonhee Cho
, Jung Hee Cheon, Rob A. Rutenbar
:
FPGA-based Accelerators of Fully Pipelined Modular Multipliers for Homomorphic Encryption. ReConFig 2019: 1-8 - Guilherme Korol, Michael Guilherme Jordan, Raul Silveira Silva, Monica Magalhães Pereira, Marcelo Brandalero, Mateus Beck Rutzig, Antonio Carlos Schneider Beck:
A Runtime Power-Aware Phase Predictor for CGRAs. ReConFig 2019: 1-8 - Ryosuke Kuramochi, Masayuki Shimoda, Youki Sada, Shimpei Sato, Hiroki Nakahara:
FPGA-based Accurate Pedestrian Detection with Thermal Camera for Surveillance System. ReConFig 2019: 1-5 - Sen Ma, Shanyuan Gao:
The Impact of Adopting Computational Storage in Heterogeneous Computing Systems. ReConFig 2019: 1-8 - Kevin Millar, Marcin Lukowiak, Stanislaw P. Radziszowski:
Design of a Flexible Schönhage-Strassen FFT Polynomial Multiplier with High- Level Synthesis to Accelerate HE in the Cloud. ReConFig 2019: 1-5 - Ali Mirzaeian, Houman Homayoun, Avesta Sasan:
TCD-NPE: A Re-configurable and Efficient Neural Processing Engine, Powered by Novel Temporal-Carry-deferring MACs. ReConFig 2019: 1-8 - Atiyehsadat Panahi, Keaten Stokke, David Andrews
:
A Library of FSM-based Floating-Point Arithmetic Functions on FPGAs. ReConFig 2019: 1-8 - Patrick Plagwitz, Franz-Josef Streit
, Andreas Becher
, Stefan Wildermann, Jürgen Teich:
Compiler-Based High-Level Synthesis of Application-Specific Processors on FPGAs. ReConFig 2019: 1-8 - Ariel Podlubne, Diana Göhringer:
FPGA-ROS: Methodology to Augment the Robot Operating System with FPGA Designs. ReConFig 2019: 1-5 - Samah Rahamneh, Lina Sawalha:
Efficient OpenCL Accelerators for Canny Edge Detection Algorithm on a CPU-FPGA Platform. ReConFig 2019: 1-5 - Abhi D. Rajagopala, Ron Sass, Andrew G. Schmidt:
Volcan: System Integration of HLS and HMC on FPGAs. ReConFig 2019: 1-2 - Siavash Rezaei, Eli Bozorgzadeh, Kanghee Kim:
UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation. ReConFig 2019: 1-5