default search action
"A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold ..."
Chua-Chin Wang et al. (2008)
- Chua-Chin Wang, Chi-Chun Huang, Ching-Li Lee, Tsai-Wen Cheng:
A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic. IEEE Trans. Very Large Scale Integr. Syst. 16(5): 594-598 (2008)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.