


default search action
"Design of a 5.3-GHz 31.3-dBm Fully Integrated CMOS Power Amplifier Using ..."
Jeng-Han Tsai (2019)
- Jeng-Han Tsai
:
Design of a 5.3-GHz 31.3-dBm Fully Integrated CMOS Power Amplifier Using Folded Splitting and Combining Architecture. IEEE Trans. Very Large Scale Integr. Syst. 27(7): 1527-1536 (2019)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.