"An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background ..."

Taimur Gibran Rabuske et al. (2015)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2014.2337236

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/RabuskeRFR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/RabuskeRFR15
Taimur Gibran Rabuske, Fabio Alex Rabuske, Jorge R. Fernandes, Cesar Ramos Rodrigues:
An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset. IEEE Trans. Very Large Scale Integr. Syst. 23(7): 1301-1307 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.