"A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark ..."

Mitchell J. Myjak, José G. Delgado-Frias (2008)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2007.912080

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/MyjakD08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/MyjakD08
Mitchell J. Myjak, José G. Delgado-Frias:
A Medium-Grain Reconfigurable Architecture for DSP: VLSI Design, Benchmark Mapping, and Performance. IEEE Trans. Very Large Scale Integr. Syst. 16(1): 14-23 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.