Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Hardware Architecture Based on Parallel Tiled QRD Algorithm for Future ..."

Cang Liu et al. (2017)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2016.2645841

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LiuTXYZ17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LiuTXYZ17
Cang Liu, Chuan Tang, Zuocheng Xing, Luechao Yuan, Yang Zhang:
Hardware Architecture Based on Parallel Tiled QRD Algorithm for Future MIMO Systems. IEEE Trans. Very Large Scale Integr. Syst. 25(5): 1714-1724 (2017)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.