"A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC."

Amandeep Kaur, Deepak Mishra, Mukul Sarkar (2019)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2018.2871341

access: closed

type: Journal Article

metadata version: 2021-02-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/KaurMS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/KaurMS19
Amandeep Kaur, Deepak Mishra, Mukul Sarkar:
A 12-bit, 2.5-bit/Phase Column-Parallel Cyclic ADC. IEEE Trans. Very Large Scale Integr. Syst. 27(1): 248-252 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.