"A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in ..."

Sang-Hye Chung, Lee-Sup Kim (2015)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2014.2355840

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChungK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChungK15
Sang-Hye Chung, Lee-Sup Kim:
A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in 65-nm CMOS. IEEE Trans. Very Large Scale Integr. Syst. 23(10): 2023-2033 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.