"A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors."

Paul Beckett (2008)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2007.912024

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/Beckett08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/Beckett08
Paul Beckett:
A Low-Power Reconfigurable Logic Array Based on Double-Gate Transistors. IEEE Trans. Very Large Scale Integr. Syst. 16(2): 115-123 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.