"MCoreOPU: An FPGA-based Multi-Core Overlay Processor for Transformer-based ..."

Shaoqiang Lu et al. (2025)

> Home

Details and statistics

DOI: 10.1145/3742437

access: closed

type: Journal Article

metadata version: 2025-10-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/LuZLZWH25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/LuZLZWH25
Shaoqiang Lu, Tiandong Zhao, Ting-Jung Lin, Rumin Zhang, Chen Wu, Lei He:
MCoreOPU: An FPGA-based Multi-Core Overlay Processor for Transformer-based Models. ACM Trans. Reconfigurable Technol. Syst. 18(3): 37:1-37:27 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.