"Ultra-Scaled E-Tree-Based SRAM Design and Optimization With Interconnect ..."

Zhenlin Pei et al. (2024)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3438164

access: closed

type: Journal Article

metadata version: 2024-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/PeiLMTCTAMP24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/PeiLMTCTAMP24
Zhenlin Pei, Hsiao-Hsuan Liu, Mahta Mayahinia, Mehdi B. Tahoori, Francky Catthoor, Zsolt Tokei, Dawit Burusie Abdi, James Myers, Chenyun Pan:
Ultra-Scaled E-Tree-Based SRAM Design and Optimization With Interconnect Focus. IEEE Trans. Circuits Syst. I Regul. Pap. 71(10): 4597-4610 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.