"Low-Latency Double Point Multiplication Architecture Using Differential ..."

Taha Shahroodi, Siavash Bayat Sarmadi, Hatameh Mosanaei-Boorani (2019)

> Home

Details and statistics

DOI: 10.1109/TCSI.2018.2883557

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/ShahroodiSM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ShahroodiSM19
Taha Shahroodi, Siavash Bayat Sarmadi, Hatameh Mosanaei-Boorani:
Low-Latency Double Point Multiplication Architecture Using Differential Addition Chain Over $GF(2^m)$. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(4): 1465-1473 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.