


default search action
"Clock period minimization with wave pipelining."
Donald A. Joy, Maciej J. Ciesielski (1993)
- Donald A. Joy, Maciej J. Ciesielski:
Clock period minimization with wave pipelining. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 12(4): 461-472 (1993)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.