"Sleep Transistor Sizing for Leakage Power Minimization Considering ..."

De-Shiuan Chiou et al. (2010)

> Home

Details and statistics

DOI: 10.1109/TCAD.2010.2046812

access: closed

type: Journal Article

metadata version: 2024-10-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ChiouCJC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChiouCJC10
De-Shiuan Chiou, Yu-Ting Chen, Da-Cheng Juan, Shih-Chieh Chang:
Sleep Transistor Sizing for Leakage Power Minimization Considering Temporal Correlation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(8): 1285-1289 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.