"Efficient VLSI Parallel Algorithm for Delaunay Triangulation on Orthogonal ..."

Sanjeev Saxena, P. C. P. Bhatt, V. C. Prasad (1990)

> Home

Details and statistics

DOI: 10.1109/12.48871

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/SaxenaBP90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/SaxenaBP90
Sanjeev Saxena, P. C. P. Bhatt, V. C. Prasad:
Efficient VLSI Parallel Algorithm for Delaunay Triangulation on Orthogonal Tree Network in Two and Three Dimensions. IEEE Trans. Computers 39(3): 400-404 (1990)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.