"Designing a Resilient L1 Cache Architecture to Process Variation-Induced ..."

Seokin Hong, Soontae Kim (2016)

> Home

Details and statistics

DOI: 10.1109/TC.2015.2513771

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/HongK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/HongK16
Seokin Hong, Soontae Kim:
Designing a Resilient L1 Cache Architecture to Process Variation-Induced Access-Time Failures. IEEE Trans. Computers 65(10): 2999-3012 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.