"Minor-embedding heuristics for large-scale annealing processors with ..."

Yuya Sugie et al. (2021)

> Home

Details and statistics

DOI: 10.1007/S00500-020-05502-6

access: closed

type: Journal Article

metadata version: 2021-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/soco/SugieYMTTNTMYK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/soco/SugieYMTTNTMYK21
Yuya Sugie, Yuki Yoshida, Normann Mertig, Takashi Takemoto, Hiroshi Teramoto, Atsuyoshi Nakamura, Ichigaku Takigawa, Shin-ichi Minato, Masanao Yamaoka, Tamiki Komatsuzaki:
Minor-embedding heuristics for large-scale annealing processors with sparse hardware graphs of up to 102, 400 nodes. Soft Comput. 25(3): 1731-1749 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.