"Design of logic circuits with wired-logic utilizing transduction method."

Shigeru Yamashita, Yahiko Kambayashi, Saburo Muroga (1996)

> Home

Details and statistics

DOI: 10.1002/SCJ.4690271102

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/scjapan/YamashitaKM96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/scjapan/YamashitaKM96
Shigeru Yamashita, Yahiko Kambayashi, Saburo Muroga:
Design of logic circuits with wired-logic utilizing transduction method. Syst. Comput. Jpn. 27(11): 19-28 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.