"Negative bias temperature stress on low voltage p-channel DMOS transistors ..."

S. Gamerith, M. Pölzl (2002)

Details and statistics

DOI: 10.1016/S0026-2714(02)00165-8

access: closed

type: Journal Article

metadata version: 2020-02-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics