"A 66-333-MHz 12-mW register-controlled DLL with a single delay line and ..."

Young-Jin Jeon et al. (2004)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.835809

access: closed

type: Journal Article

metadata version: 2022-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JeonLLJMCP04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JeonLLJMCP04
Young-Jin Jeon, Joong-Ho Lee, Hyun-Chul Lee, Kyo-Won Jin, Kyeong-Sik Min, Jin-Yong Chung, Hong-June Park:
A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs. IEEE J. Solid State Circuits 39(11): 2087-2092 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.