"A CMOS 5.37-mW 10-Bit 200-MS/s Dual-Path Pipelined ADC."

Yun Chai, Jieh-Tsorng Wu (2012)

> Home

Details and statistics

DOI: 10.1109/JSSC.2012.2217872

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChaiW12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChaiW12
Yun Chai, Jieh-Tsorng Wu:
A CMOS 5.37-mW 10-Bit 200-MS/s Dual-Path Pipelined ADC. IEEE J. Solid State Circuits 47(12): 2905-2915 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.