"VLSI design and implementation of a reconfigurable hardware-friendly Polar ..."

Xin-Yu Shih, Po-Chun Huang, Hong-Ru Chou (2018)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2018.03.015

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ShihHC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ShihHC18
Xin-Yu Shih, Po-Chun Huang, Hong-Ru Chou:
VLSI design and implementation of a reconfigurable hardware-friendly Polar encoder architecture for emerging high-speed 5G system. Integr. 62: 292-300 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.