"Performance optimization of VLSI interconnect layout."

Jason Cong et al. (1996)

> Home

Details and statistics

DOI: 10.1016/S0167-9260(96)00008-9

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/CongHKM96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/CongHKM96
Jason Cong, Lei He, Cheng-Kok Koh, Patrick H. Madden:
Performance optimization of VLSI interconnect layout. Integr. 21(1-2): 1-94 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.