"An Error Correction Scheme through Time Redundancy for Enhancing ..."

Takashi Imagawa et al. (2015)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E98.C.741

access: closed

type: Journal Article

metadata version: 2024-06-17

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/ImagawaHOS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/ImagawaHOS15
Takashi Imagawa, Masayuki Hiromoto, Hiroyuki Ochi, Takashi Sato:
An Error Correction Scheme through Time Redundancy for Enhancing Persistent Soft-Error Tolerance of CGRAs. IEICE Trans. Electron. 98-C(7): 741-750 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.