"16- Layer PCB Channel Design with Minimum Crosstalk and Optimization of ..."

A. Kavitha et al. (2019)

> Home

Details and statistics

DOI: 10.1007/S10836-019-05814-Y

access: closed

type: Journal Article

metadata version: 2020-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/KavithaKSA19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/KavithaKSA19
A. Kavitha, Ch. Sekhararao Kaitepalli, J. N. Swaminathan, Shaik Ahemedali:
16- Layer PCB Channel Design with Minimum Crosstalk and Optimization of VIA and TDR Analysis. J. Electron. Test. 35(4): 497-517 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.