Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Parallel embedded processor architecture for FPGA-based image processing ..."

Hanen Chenini et al. (2013)

> Home

Details and statistics

DOI: 10.1186/1687-6180-2013-153

access: open

type: Journal Article

metadata version: 2020-03-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ejasp/CheniniDAC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ejasp/CheniniDAC13
Hanen Chenini, Jean-Pierre Dérutin, Romuald Aufrère, Roland Chapuis:
Parallel embedded processor architecture for FPGA-based image processing using parallel software skeletons. EURASIP J. Adv. Signal Process. 2013: 153 (2013)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.