"Evaluating optimizations that reduce global memory accesses of stencil ..."

Thiago Carrijo Nasciutti, Jairo Panetta, Pedro Pais Lopes (2019)

> Home

Details and statistics

DOI: 10.1002/CPE.4929

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/concurrency/NasciuttiPL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/concurrency/NasciuttiPL19
Thiago Carrijo Nasciutti, Jairo Panetta, Pedro Pais Lopes:
Evaluating optimizations that reduce global memory accesses of stencil computations in GPGPUs. Concurr. Comput. Pract. Exp. 31(18) (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.