Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Monolithic 3D Integration of FeFET, Hybrid CMOS Logic and Analog RRAM ..."

Yiwei Du et al. (2023)

> Home

Details and statistics

DOI: 10.23919/VLSITECHNOLOGYANDCIR57934.2023.10185221

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/DuTLX0QW23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/DuTLX0QW23
Yiwei Du, Jianshi Tang, Yijun Li, Yue Xi, Bin Gao, He Qian, Huaqiang Wu:
Monolithic 3D Integration of FeFET, Hybrid CMOS Logic and Analog RRAM Array for Energy-Efficient Reconfigurable Computing-In-Memory Architecture. VLSI Technology and Circuits 2023: 1-2

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.