"A 12b 70MS/s SAR ADC with digital startup calibration in 14nm CMOS."

Chun C. Lee et al. (2015)

Details and statistics

DOI: 10.1109/VLSIC.2015.7231328

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics