"A 23mW face recognition accelerator in 40nm CMOS with mostly-read 5T memory."

Dongsuk Jeon et al. (2015)

Details and statistics

DOI: 10.1109/VLSIC.2015.7231322

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics