"3-D integration and the limits of silicon computation."

Dinesh Pamunuwa et al. (2011)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2011.6081605

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/PamunuwaGWJ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/PamunuwaGWJ11
Dinesh Pamunuwa, Matthew Grange, Roshan Weerasekera, Axel Jantsch:
3-D integration and the limits of silicon computation. VLSI-SoC 2011: 343-348

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.