"Energy-Efficient SRAM Design with Data-Aware Dual-Modes L0T Storage Cell ..."

Han Xu et al. (2018)

> Home

Details and statistics

DOI: 10.1109/SOCC.2018.8618508

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/XuQC0LY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/XuQC0LY18
Han Xu, Fei Qiao, Zhe Chen, Qi Wei, Xinjun Liu, Huazhong Yang:
Energy-Efficient SRAM Design with Data-Aware Dual-Modes L0T Storage Cell for CNN Processors. SoCC 2018: 278-283

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.