"Pin accessibility evaluating model for improving routability of VLSI designs."

Hong-Yan Su et al. (2017)

> Home

Details and statistics

DOI: 10.1109/SOCC.2017.8226007

access: closed

type: Conference or Workshop Paper

metadata version: 2017-12-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/socc/SuNWSLO17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/SuNWSLO17
Hong-Yan Su, Shinichi Nishizawa, Yan-Shiun Wu, Jun Shiomi, Yih-Lang Li, Hidetoshi Onodera:
Pin accessibility evaluating model for improving routability of VLSI designs. SoCC 2017: 56-61

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.