"A hierarchical three-way interconnect architecture for hexagonal processors."

Feng Zhou et al. (2003)

> Home

Details and statistics

DOI: 10.1145/639929.639955

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/slip/ZhouCYCG03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/slip/ZhouCYCG03
Feng Zhou, Esther Y. Cheng, Bo Yao, Chung-Kuan Cheng, Ronald L. Graham:
A hierarchical three-way interconnect architecture for hexagonal processors. SLIP 2003: 133-139

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.