"An FPGA-optimized architecture of anti-aliasing based super resolution for ..."

Hotaka Kusano et al. (2016)

> Home

Details and statistics

DOI: 10.1109/RECONFIG.2016.7857153

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/reconfig/KusanoIAM16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/reconfig/KusanoIAM16
Hotaka Kusano, Masayuki Ikebe, Tetsuya Asai, Masato Motomura:
An FPGA-optimized architecture of anti-aliasing based super resolution for real-time HDTV to 4K- and 8K-UHD conversions. ReConFig 2016: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.