"Achieving Glitch-Free Clock Domain Crossing Signals Using Formal ..."

Kesava R. Talupuru, Sanjai Athi (2011)

> Home

Details and statistics

DOI: 10.1109/MTV.2011.10

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/mtv/TalupuruA11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mtv/TalupuruA11
Kesava R. Talupuru, Sanjai Athi:
Achieving Glitch-Free Clock Domain Crossing Signals Using Formal Verification, Static Timing Analysis, and Sequential Equivalence Checking. MTV 2011: 5-9

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.