![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
12th MTV 2011: Austin, TX, USA
- Magdy S. Abadir, Jay Bhadra, Li-C. Wang:
12th International Workshop on Microprocessor Test and Verification, MTV 2011, Austin, TX, USA, December 5-7, 2011. IEEE Computer Society 2011, ISBN 978-1-4577-2101-4 - Mona Safar, Magdy A. El-Moursy, Ashraf Salem
, Mohamed Abdelsalam:
TLM Based Approach for Architecture Exploration of Multicore Systems-on-Chip. 1-4 - Kesava R. Talupuru, Sanjai Athi:
Achieving Glitch-Free Clock Domain Crossing Signals Using Formal Verification, Static Timing Analysis, and Sequential Equivalence Checking. 5-9 - Luigi Di Guglielmo, Franco Fummi, Graziano Pravadelli
:
Reusing of Properties after Discretization of Hybrid Automata. 10-15 - Christoph Wolf, Steffen Zeidler, Milos Krstic
, Rolf Kraemer:
Overview on ATE Test and Debugging Methods for Asynchronous Circuits. 16-21 - Christian Miller, Karina Gitina, Bernd Becker
:
Bounded Model Checking of Incomplete Real-time Systems Using Quantified SMT Formulas. 22-27 - Daecheol You, Young-Si Hwang, Youngho Ahn, Ki-Seok Chung:
A Test Method for Power Management of SoC-based Microprocessors. 28-31 - Robert de B. Johnston, Ouiza Dahmoune:
Overview of Applying Reachability Analysis to Verifying a Physical Microprocessor. 32-37 - Ouiza Dahmoune, Robert de B. Johnston:
Model Checker to FPGA Prototype Commmunication Bottleneck Issue. 38-43 - Oswaldo Olivo, Sandip Ray, Jayanta Bhadra, Vivekananda M. Vedula:
A Unified Formal Framework for Analyzing Functional and Speed-path Properties. 44-45 - Alper Sen, Etem Deniz:
Verification Tests for MCAPI. 46-50 - Ernesto Sánchez, Giovanni Squillero
, Alberto Paolo Tonda
:
Automatic Generation of Software-based Functional Failing Test for Speed Debug and On-silicon Timing Verification. 51-55 - Devraj Kallappa Bakchowde, Nanda Kishore AS:
An Efficient Overlapping Event Generation Method for Symmetric System Testing. 56-59 - Sergey Sofer, Asher Berkovitz, Valery Neiman:
High Coverage Power Integrity Verification in PSO Domains Employing Distributed PSO Switches. 60-64
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.