"ATRIA: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-DRAM ..."

Supreeth Mysore Shivanandamurthy, Ishan G. Thakkar, Sayed Ahmad Salehi (2021)

> Home

Details and statistics

DOI: 10.1109/ISVLSI51109.2021.00045

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/Shivanandamurthy21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/Shivanandamurthy21
Supreeth Mysore Shivanandamurthy, Ishan G. Thakkar, Sayed Ahmad Salehi:
ATRIA: A Bit-Parallel Stochastic Arithmetic Based Accelerator for In-DRAM CNN Processing. ISVLSI 2021: 200-205

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.