"A 0.43pJ/b 200Gb/s 5-Tap Delay-Line-Based Receiver FFE with Low-Frequency ..."

Bingyi Ye et al. (2023)

> Home

Details and statistics

DOI: 10.1109/ISSCC42615.2023.10067348

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YeWGSH23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YeWGSH23
Bingyi Ye, Guangdong Wu, Weixin Gai, Kai Sheng, Yandong He:
A 0.43pJ/b 200Gb/s 5-Tap Delay-Line-Based Receiver FFE with Low-Frequency Equalization in 28nm CMOS. ISSCC 2023: 112-113

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.