"A 112Gb/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline ..."

James Bailey et al. (2021)

Details and statistics

DOI: 10.1109/ISSCC42613.2021.9365853

access: closed

type: Conference or Workshop Paper

metadata version: 2022-03-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics