"Design of a Current-Mode Linear-Sum-Based Bitcounting Circuit with an ..."

Tomoki Chiba, Masanori Natsui, Takahiro Hanyu (2019)

> Home

Details and statistics

DOI: 10.1109/ISMVL.2019.00024

access: closed

type: Conference or Workshop Paper

metadata version: 2019-07-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ismvl/ChibaNH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ismvl/ChibaNH19
Tomoki Chiba, Masanori Natsui, Takahiro Hanyu:
Design of a Current-Mode Linear-Sum-Based Bitcounting Circuit with an MTJ-Based Compensator for Binarized Neural Networks. ISMVL 2019: 91-96

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.