"A 12-bit, 270MS/s pipelined ADC with SHA-eliminating front end."

Xuan Wang et al. (2012)

Details and statistics

DOI: 10.1109/ISCAS.2012.6272160

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics