"A 10-b statistical ADC employing pipelining and sub-ranging in 32nm CMOS."

Sen Tao et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2017.8050245

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/TaoVCS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TaoVCS17
Sen Tao, Naveen Verma, Ryan M. Corey, Andrew C. Singer:
A 10-b statistical ADC employing pipelining and sub-ranging in 32nm CMOS. ISCAS 2017: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.