"Multi-Bit Pulsed-Latch Based Low Power Synchronous Circuit Design."

Kamlesh Singh et al. (2018)

Details and statistics

DOI: 10.1109/ISCAS.2018.8351251

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics