"Synthesis of Coupling Capacitance Based Hidden State Transitions for ..."

Pratik Shrestha, Ioannis Savidis (2022)

> Home

Details and statistics

DOI: 10.1109/ISCAS48785.2022.9937990

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ShresthaS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ShresthaS22
Pratik Shrestha, Ioannis Savidis:
Synthesis of Coupling Capacitance Based Hidden State Transitions for Sequential Logic Locking. ISCAS 2022: 1734-1738

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.