default search action
"High-Speed Parallel Hardware Architecture for Galois Counter Mode."
Akashi Satoh (2007)
- Akashi Satoh:
High-Speed Parallel Hardware Architecture for Galois Counter Mode. ISCAS 2007: 1863-1866
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.