"Low power 10-transistor full adder design based on degenerate pass ..."

Jin-Fa Lin, Yin-Tsung Hwang, Ming-Hwa Sheu (2012)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2012.6272074

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/LinHS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LinHS12
Jin-Fa Lin, Yin-Tsung Hwang, Ming-Hwa Sheu:
Low power 10-transistor full adder design based on degenerate pass transistor logic. ISCAS 2012: 496-499

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.