default search action
"A 12.5 Gbps CMOS input sampler for serial link receiver front end."
Shyh-Jye Jou, Chih-Hsien Lin, Yen-I Wang (2005)
- Shyh-Jye Jou, Chih-Hsien Lin, Yen-I Wang:
A 12.5 Gbps CMOS input sampler for serial link receiver front end. ISCAS (2) 2005: 1055-1058
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.