"A low-jitter and low-power phase-locked loop design."

Kuo-Hsing Chen, Huan-Sen Liao, Lin-Jiunn Tzou (2000)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2000.856310

access: closed

type: Conference or Workshop Paper

metadata version: 2017-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChenLT00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChenLT00
Kuo-Hsing Chen, Huan-Sen Liao, Lin-Jiunn Tzou:
A low-jitter and low-power phase-locked loop design. ISCAS 2000: 257-260

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.