"Design Optimization of MV-NMOS for ESD Self-protection in 28nm CMOS ..."

Kyong Jin Hwang et al. (2020)

> Home

Details and statistics

DOI: 10.1109/IRPS45951.2020.9129515

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/irps/HwangKGMZHSG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/irps/HwangKGMZHSG20
Kyong Jin Hwang, Sagar Premnath Karalkar, Vishal Ganesan, Sevashanmugam Marimuthu, Alban Zaka, Tom Herrmann, Bhoopendra Singh, Robert Gauthier:
Design Optimization of MV-NMOS for ESD Self-protection in 28nm CMOS technology. IRPS 2020: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.